



# SPECTRUM

SYSTEMENTWICKLUNG MICROELECTRONIC GMBH

## MX.72xx - 16 bit Digital Pattern Generator with programmable logic levels

- **PXI 3U format**
- **Programmable output levels from -2,0 V up to +10,0 V**
- **Levels individually programmable per 4 bit**
- **Up to 40 MS/s at 16 bit**
- **Possible use of memory saving 8 bit mode**
- **All Outputs can be separately disabled (Tristate)**
- **Hardware controlled differential output possible (8 bit)**
- **Up to 128 MByte memory**
- **Output in FIFO mode**
- **Synchronization possible**



### Product range overview

Model	8 bit	16 bit
MX.7210	10 MS/s	10 MS/s
MX.7220	40 MS/s	40 MS/s

### Software/Drivers


A large number of drivers and examples are delivered with the board or are available as an option:

- Windows 98/ME/NT/2000/XP - drivers
- Linux - drivers
- SBench 5.2
- Microsoft Visual C++ examples
- Borland Delphi examples
- Microsoft Visual Basic examples
- Microsoft Excel examples
- LabWindows/CVI examples
- FlexPro support with SBench
- LabVIEW - drivers (as option)
- DASYLab - drivers (as option)
- MATLAB - drivers (as option)
- Agilent VEE - drivers (as option)

### General Information

The MX.72xx pattern generator series gives the user the possibility to generate digital data with a wide range of output levels. For every 4 bit the LOW and HIGH levels can be programmed from -2.0 V up to +10.0 V. Even at high speeds you are not limited concerning the maximum output swing. This enables the user to drive devices of nearly any logic family, like ECL, PECL, TTL, LVDS, LVTTTL, CMOS or LVCMOS. The potentially necessary differential signals are generated in hardware, so that only one data bit is used for each pair of differential signals. All outputs can be separately disabled allowing the easy connection with digital acquisition boards and the adaption to a wide range of test setups. The internal standard synchronization bus allows synchronisation of several MX.xxxx boards. Therefore the MX.72xx board could be used as an enlargement to any digital or analog board.

### Hardware block diagram



### Software programmable parameters

Samplerate	1 kS/s to max samplerate, external clock, ref clock
Output level	LOW/HIGH level p. nibble; -2,0 V up to +10,0 V in steps of 1mV
Clock impedance	110 Ohm / 50 kOhm
Trigger impedance	110 Ohm / 50 kOhm
Data Enable mask	programmable for every single bit
Trigger mode	External TTL, software
Memory depth	32 up to installed memory in steps of 32
Posttrigger	32 up to 128 M in steps of 32
Multiple Recording segmentsize	32 up to installed memory / 2 in steps of 32

### Application examples

Semiconductor test	Production test	Burn-in test
Laboratory purposes	Pattern generator	Semiconductor development
Process control	ATE	

## **Possibilities and options**

### **PXI bus**

The PXI bus (PCI eXtension for instrumentation) offers a variety of additional possibilities for synchronising different components in one system. One can use a stable 10 MHz reference clock that is generated by the system as well as one of different trigger distribution possibilities.

### **FIFO mode**

The FIFO mode is designed for continuous data transfer between measurement board and PC memory (up to 100 MB /s) or hard disk (up to 50 MB/s). The control of the data stream is done automatically by the driver on interrupt request.


### **External trigger I/O**

All boards could be triggered using an external TTL signal. It's possible to use positive or negative edge. An internally recognised trigger event could - activated by software - routed to the output connector to start external instruments.

### **External clock I/O**

Using an external connector a sampling clock could be fed in from an external system. It's also possible to put out the internally used sampling clock to synchronise external equipment to this clock.


### **Reference clock**



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronise the board for high-quality measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

When the ECL mode is activated, differential signals which are needed for e.g. ECL interfacing are generated in hardware on the odd data outputs. This results in the use of only one data bit for every pair of differential outputs and allows a very efficient use of memory.

### **ECL Mode**




When the ECL mode is activated, differential signals which are needed for e.g. ECL interfacing are generated in hardware on the odd data outputs. This results in the use of only one data bit for every pair of differential outputs and allows a very efficient use of memory.

outputs. This results in the use of only one data bit for every pair of differential outputs and allows a very efficient use of memory.

### **Cascading**

The cascading option synchronises up to 4 Spectrum boards internally. It's the simplest way to build up a multi channel system. There is a phase delay between two boards of about 500 pico seconds when this synchronisation option is used.


### **Multiple Replay**



The Multiple Replay option allows the fast repetition output on several trigger events without restarting the hardware. With this option very fast repetition rates could be achieved.

The on-board memory is divided in several segments of same size. Each of them is generated if a trigger event occurs.

### **Gated Replay**



The Gated Sampling option allows data replay controlled by an external gate signal. Data is only replayed if the gate signal has a programmed level.

med level.

### **Singleshot output**

When singleshot output is activated the data of the on-board memory is replayed exactly one time. As trigger source one can use the external TTL trigger or the software trigger.

### **Continuous output**

When continuous output is activated the data of the on-board memory is replayed continuously until a stop command is executed. As trigger source one can use the external TTL trigger or the software trigger.

## Technical Data

Internal samplerate	1 kS/s up to maximum (depending on model)			Dimension	160 mm x 100 mm (Standard 3U)
External samplerate	DC up to maximum (depending on model)			Width (MX.7210)	1 slot
Clock input impedance	110 Ohm / 50 kOhm    15 pF			Width (MX.7220)	2 slots
Trigger input impedance	110 Ohm / 50 kOhm    15 pF			Output connector	40 pole half pitch (Hirose FX2 series)
Output impedance	approximately 80 Ohm			Power connector (MX.7220 only)	soldered Y - cable with Molex 8981 (5,25" disc drive connector)
Data signal level	programmable from -2.0 V up to +10.0 V with an accuracy of $\pm 10$ mV			Operating temperature	0°C to 50°C
Maximum output current	per pin	per nibble	per card	Storage temperature	-10°C to 70°C
	100 mA	200 mA	0.5 A (MX.7210 only)	Humidity	10% to 90%
Input signal level (trigger, clock)	3.3 V/ 5 V TTL compatible				
Output signal level (trigger, clock)	5 V TTL compatible				
Rise time <sup>a</sup>	1 MHz	40 MHz			
Fall time <sup>a</sup>	2.00 ns	2.25 ns			
Multi: Trigger to 1st sample delay	fixed				
Multi: Recovery time	< 20 samples (16 - 32 bit)				
Trigger accuracy (samples)	32 bit	16 bit	8 bit		
	1	1	2		

a. Tested with full output swing from -2.0 V to 10.0 V with no load

Power consumption (maximum value)	Full speed			Power down mode		
	+5 V (PXI Bus)	+12 V (PXI Bus)	+12 V (Connector)	+5 V (PXI Bus)	+12 V (PXI Bus)	+12 V (Connector)
MX.7210 (16 bit output @ 10 MS/s) <sup>a</sup>	1.5 A (7.5 W)	0.35 A (4.2 W)	0 A	1.3 A (6.5 W)	0,07 A (0.9 W)	0 A
MX.7220 (16 bit output @ 40 MS/s) <sup>b</sup>	1.8 A (7.5 W)	0 A	1.8 A (21.6 W)	1.6 A (8.0 W)	0 A	0.2 A (2.4 W)

a. Tested with full output swing from -2.0 to 10.0 V with no load

b. Tested with full output swing from -2.0 V to 10.0 V with 50 mA output current per pin

## Order information

Order No	Description	Order No	Description
MX7210	MX.7210 with 16 MByte (128 MBit) memory, cables and drivers	MX7xxx-32M	Option: 32 MByte memory instead of 16 MByte standard mem
MX7220	MX.7220 with 16 MByte (128 MBit) memory, cables and drivers	MX7xxx-64M	Option: 64 MByte memory instead of 16 MByte standard mem
MX7xxx-mr	Option Multiple Replay: Memory segmentation	MX7xxx-128M	Option: 128 MByte memory instead of 16 MByte standard mem
MX7xxx-gs	Option Gated Replay: Gate signal controls acquisition/replay	MX7xxx-up	Additional handling cost for later memory upgrade
MXxxxx-dcab	Additional 40 pole flat ribbon cable with open end, ca. 1 m	MX72xx-dl	DASYLab driver for MX.72xx series
MXxxxx-dcab2	Additional 40 pole flat ribbon cable with Fx2 connector, ca. 1 m	MX72xx-hp	VEE driver for MX.72xx series
		MX72xx-lv	LabVIEW driver for MX.72xx series
		MATLAB	MATLAB driver for all MI.xxxx, MC.xxxx and MX.xxxx series.

technical Changes and printing errors possible