



# SPECTRUM

SYSTEMENTWICKLUNG MICROELECTRONIC GMBH

## MC.46xx - 8 channel 16 bit high-speed A/D

- CompactPCI 6U format
- 2, 4 or 8 channels with 16 bit resolution per card
- Versions with 200 kS/s up to 3 MS/s
- Simultaneously sampling on all channels
- Software selectable single-ended or differential inputs
- Separate ADC and amplifier per channel
- complete on-board calibration
- 8 input ranges:  $\pm 50$  mV up to  $\pm 10$  V
- Up to 256 MSample (512 MByte) on-board memory
- Sustained streaming mode up to 100 MB/s
- Window, pulse width, OR/AND trigger
- Programmable input offset of  $\pm 5$  V
- Synchronization option available for up to 16 cards



### Product range overview

Model	1 channel	2 channels	4 channels	8 channels
MC.4620	200 kS/s	200 kS/s		
MC.4621	200 kS/s	200 kS/s	200 kS/s	
MC.4622	200 kS/s	200 kS/s	200 kS/s	200 kS/s
MC.4630	500 kS/s	500 kS/s		
MC.4631	500 kS/s	500 kS/s	500 kS/s	
MC.4632	500 kS/s	500 kS/s	500 kS/s	500 kS/s
MC.4640	1 MS/s	1 MS/s		
MC.4641	1 MS/s	1 MS/s	1 MS/s	
MC.4642	1 MS/s	1 MS/s	1 MS/s	1 MS/s
MC.4650	3 MS/s	3 MS/s		
MC.4651	3 MS/s	3 MS/s	3 MS/s	
MC.4652	3 MS/s	3 MS/s	3 MS/s	3 MS/s

### Software/Drivers

A large number of drivers and examples are delivered with the board or are available as an option:


- Windows 98/ME/NT/2000/XP - drivers
- Linux - drivers
- SBench 5.2
- Streaming Software SPviewIT 6.2 (as option)
- Visual C++/Borland C++ Builder examples
- Borland Delphi examples
- Microsoft Visual Basic examples
- Microsoft Excel examples
- LabWindows/CVI examples
- FlexPro support with SBench
- LabVIEW - drivers (as option)
- DASyLab - drivers (as option)
- MATLAB - drivers (as option)
- Agilent VEE - drivers (as option)

### General Information

The MC.46xx for the first time offers 16 bit resolution synchronously on all channels at high sampling rates. Every channel has its own amplifier and A/D converter. This eliminates the problems known from multiplexed systems like phase error between the channels or high crosstalk. Every input channel can be offset and gain calibrated using the software. The user will find easily a matching solution from the 12 offered models. These versions are working with sampling rates of 200 kS/s, 500 kS/s, 1 MS/s or 3 MS/s. The boards have two, four or eight channels and can also be up-

dated to a multi-channel system using the internal synchronization bus.

### Hardware block diagram




### Software programmable parameters

Sampling rate	1 kS/s to max sampling rate, external clock, ref clock
Input range	$\pm 50$ mV, $\pm 100$ mV, $\pm 250$ mV, $\pm 500$ mV, $\pm 1$ V, $\pm 2$ V, $\pm 5$ V, $\pm 10$ V
Input Offset (single-ended)	programmable to $\pm 5$ V in steps of 1 mV, not exceeding $\pm 10$ V input
Input type	Single-ended, true differential
Clock mode	internal PLL, internal quartz, external, external divided, external reference clock
Clock impedance	50 Ohm / high impedance ( $> 4$ kOhm)
Trigger impedance	50 Ohm / high impedance ( $> 4$ kOhm)
Trigger mode	Channel, External, Software, Auto, Window, Pulse, Spike
Trigger level resolution	14 bit
Trigger edge	rising edge, falling edge or both edges
Trigger pulsewidth	1 to 255 samples in steps of 1 sample
Memory depth	32 up to installed memory in steps of 32
Posttrigger	32 up to 128 M in steps of 32
Multiple Recording segmentsize	32 up to installed memory / 2 in steps of 32

## Possibilities and options


### Input Amplifier



The analog inputs can be adapted to real world signals using a wide variety of settings that are individual for each channel. By using software commands one can select a matching input range

and the signal offset can be compensated.

### Ring buffer mode



The ring buffer mode is the standard mode of all oscilloscope boards. Data is written in a ring memory of the board until a trigger event is

detected. After the event the posttrigger values are recorded. Because of this continuously recording into a ring buffer there are also samples prior to the trigger event visible: Pretrigger = Memsize - Posttrigger.


### FIFO mode

The FIFO mode is designed for continuous data transfer between measurement board and PC memory (up to 100 MB /s) or hard disk (up to 50 MB/s). The control of the data stream is done automatically by the driver on interrupt request.

### Channel trigger

The data acquisition boards offer a wide variety of trigger modes. Besides the standard signal checking for level and edge as known from oscilloscopes it's also possible to define a window trigger. All trigger modes can be combined with the pulsewidth trigger. This makes it possible to trigger on signal errors like too long or too short pulses.

### Spike trigger



coming from a power supply.


### External trigger I/O

All boards can be triggered using an external TTL signal. It's possible to use positive or negative edge also in combination with a programmable pulse width. An internally recognised trigger event can - when activated by software - be routed to the trigger connector to start external instruments.

### Pulse width

Defines the minimum or maximum width that a trigger pulse must have to generate a trigger event. Pulse width can be combined with channel trigger, pattern trigger and external trigger.


### Multiple Recording



The Multiple Recording option allows the recording of several trigger events without restarting the hardware. With this option very fast repetition rates can be achieved. The

on-board memory is divided in several segments of same size. Each of them is filled with data if a trigger event occurs.

### Gated Sampling




The Gated Sampling option allows data recording controlled by an external gate signal. Data is only recorded if the gate signal has a programmed level.

### External clock I/O

Using a dedicated connector a sampling clock can be fed in from an external system. It's also possible to output the internally used sampling clock to synchronise external equipment to this clock.

### Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronise the board for high-quality measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

The cascading option synchronises up to 4 Spectrum boards internally. It's the easiest way to build up a multi channel system. There is a phase delay between two boards of about 500 pico seconds when this synchronisation option is used.

### Cascading

The cascading option synchronises up to 4 Spectrum boards internally. It's the easiest way to build up a multi channel system. There is a phase delay between two boards of about 500 pico seconds when this synchronisation option is used.


### Star-Hub

The star-hub is an additional module allowing the phase stable synchronisation of up to 16 boards. Independent of the number of boards there is no phase delay between all channels. The star hub distributes trigger and clock information between all boards. As a result all connected boards are running with the same clock and the same trigger.

### Extra I/O

The Extra I/O module adds 24 additional digital I/O lines and 4 analog outputs on an extra connector. These additional lines are independent from the standard function and can be controlled asynchronously. There is also an internal version available with 16 digital I/Os and 4 analog outputs that can be used directly at the rear board connector.

### Timestamp



The timestamp option writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time,

externally synchronised to a radio clock, or a GPS receiver. With this option acquisitions of systems on different locations can be set in a precise time relation.

### Differential inputs

With a simple software command the inputs can individually be switched from single-ended (in relation to ground) to differential, without losing any inputs. When the inputs are used in differential mode the A/D converter measures the difference between two lines with relation to system ground.

### Option VHDCI connector



The option vhdci is used for the easy connection to external components. All analog signals as well as clock and trigger signals are connected via one or two 68 pole VHDCI connectors.

With this connector a high number of channels can be connected to the device under test by once without plugging multiple signals in. Adapter cables are available on special request.

## Technical Data

### Analog Inputs

Resolution	16 bit ( $\pm 32000$ values)
Inputs	True differential / single-ended
Differential non linearity (DNL)	465x: $\pm 2$ LSB, all others $\pm 1$ LSB (ADC)
Integral non linearity (INL)	465x: $\pm 2$ LSB, all others $\pm 1$ LSB (ADC)
Offset error (full speed)	$\leq 0.1\%$ of range (after calibration)
Gain error (full speed)	$\leq 0.1\%$ of range (after calibration)
Programmable input offset	$\pm 5$ V for single-ended ranges $< \pm 10$ V
Crosstalk: all ranges 100 kHz signal	$\leq -110$ dB on adjacent channels, 50 ohm term.
Analog input impedance	1 MOhm against GND
Over voltage protection	$\pm 30$ V all ranges (activated card)
CMRR for $\pm 500$ mV to $\pm 500$ mV	$> 70$ dB
CMRR for $\pm 1$ V to $\pm 10$ V	$> 46$ dB
Connector type (standard analog)	MMCX female
Connector type (standard trigger/clock)	3 mm SMB male
Connector type (option -vhdc)	VHDCI female (Honda EC68LFDI)
Number of connectors (option -vhdc)	46x0 and 46x1: 1 connector; 46x2: 2 connectors

### Environmental and Physical details

Dimension	160 mm x 233 mm (Standard 6U)
Width (standard board)	1 slot
Width (with star hub)	2 slots
Warm up time	10 minutes
Operating temperature	0°C - 50°C
Storage temperature	-10°C - 70°C
Humidity	10% to 90%

Power consumption (max speed)	3,3 V	5 V	-12 V	+12 V	Total
MC.46x0 (8 MS memory)	0.5 A	0.9 A	n.u.	n.u.	6.2 W
MC.46x1 (8 MS memory)	0.7 A	1.4 A	n.u.	n.u.	9.3 W
MC.46x2 (8 MS memory)	0.8 A	2.4 A	n.u.	n.u.	14.6 W
MC.4652 (256 MS memory), max power	2.4 A	2.4 A	n.u.	n.u.	19.9 W

### Clock

Internal clock range (PLL mode)	1 kS/s to max (see table below)
Internal clock accuracy	$\leq 50$ ppm
Internal clock setup granularity	$\leq 1\%$ of range (10M, 1M, 100k, 10k, ...)
Reference clock: external clock range	$\geq 1.0$ MHz and $\leq 125.0$ MHz
External clock: delay to internal clock	42 ns $\pm 2$ ns
External clock type	3.3V LVTTTL compatible (5V tolerant)
External clock input levels	Low $\leq 0.8$ V, High $\geq 2.0$ V
External clock input duty cycle	45% - 55%
External clock input sampling edge	Rising edge
External clock input maximum voltage	-0.5 V up to + 5.5V
External clock output levels	Low $\leq 0.4$ V, High $\geq 2.4$ V, TTL compat.
External clock output drive strength	Low $\leq 0.8$ V, High $\geq 2.0$ V, $\geq 2$ clocks

### Trigger

Multi: Trigger to 1st sample delay	fixed
Multi: Recovery time	$< 20$ samples
Internal/External trigger accuracy	1 Sample
External trigger type	3.3V LVTTTL compatible (5V tolerant)
External trigger input	Low $\leq 0.8$ V, High $\geq 2.0$ V, $\geq 2$ clocks
External trigger maximum voltage	-0.5 V up to +5.5 V
External trigger output drive strength	Low: 64 mA, High: -48 mA
External trigger output levels	Low $\leq 0.4$ V, High $\geq 2.4$ V, TTL compat.
Trigger output delay	1 Sample

### Certifications and Compliances

EMC Immunity	Compliant with CE Mark
EMC Emission	Compliant with CE Mark

## Dynamic Parameters

	MC.4620	MC.4621 MC.4622	MC.4630	MC.4631 MC.4632	MC.4640	MC.4641 MC.4642	MC.4650	MC.4651 MC.4652
Min internal clock	1 kS/s		1 kS/s		1 kS/s		1 kS/s	
Max internal clock	200 kS/s		500 kS/s		1 MS/s		3 MS/s	
Min external clock (special clock mode)	DC (DC)		DC (DC)		1 kS/s (DC)		1 kS/s (DC)	
Max external clock (special clock mode)	200 kS/s (200 kS/S)		500 kS/s (500 kS/s)		1 MS/s (800 kS/s)		3 MS/s (2 MS/s)	
-3 dB bandwidth	$> 100$ kHz		$> 250$ kHz		$> 500$ kHz		$> 1.5$ MHz	
Zero noise level (Range $\geq \pm 500$ mV)	$< 0.8$ LSB rms		$< 0.9$ LSB rms		$< 1.1$ LSB rms		$< 3.0$ LSB rms	
Zero noise level (Range $< \pm 500$ mV)	$< 8$ $\mu$ V rms		$< 10$ $\mu$ V rms		$< 17$ $\mu$ V rms		$< 30$ $\mu$ V rms	
Test - sampling rate	200 kS/s		500 kS/s		1 MS/s		3 MS/s	
Test signal frequency	10 kHz		10 kHz		10 kHz		10 kHz	
SNR (typ)	91.8 dB	91.5 dB	91.2 dB	91.0 dB	91.0 dB	90.7 dB	84.0 dB	82.5 dB
THD (typ)	-102.0 dB	-101.7 dB	-101.8 dB	-101.6 dB	-101.5 dB	-100.8 dB	-94.5 dB	-90.1 dB
SFDR (typ), excl. harm.	112.0 dB	111.5 dB	112.0 dB	111.5 dB	112.0 dB	111.2 dB	107.0 dB	105.5 dB
ENOB (based on SNR)	15.0 bit	14.9 bit	14.9 bit	14.8 bit	14.8 bit	14.7 bit	13.6 bit	13.4 bit
ENOB (based on SINAD)	14.9 bit	14.8 bit	14.8 bit	14.7 bit	14.7 bit	14.6 bit	13.5 bit	13.3 bit

Dynamic parameters are measured at  $\pm 5$  V input range (if no other range is stated) and 1 MOhm termination with the sampling rate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave of the specified frequency with  $> 99\%$  amplitude. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits. For a detailed description please see application note 002.

**Order Information**

<b>Versions</b>	Order no.	1 channel	2 channels	4 channels	8 channels
	MC.4620	200 kS/s	200 kS/s		
	MC.4621	200 kS/s	200 kS/s	200 kS/s	
	MC.4622	200 kS/s	200 kS/s	200 kS/s	200 kS/s
	MC.4630	500 kS/s	500 kS/s		
	MC.4631	500 kS/s	500 kS/s	500 kS/s	
	MC.4632	500 kS/s	500 kS/s	500 kS/s	500 kS/s
	MC.4640	1 MS/s	1 MS/s		
	MC.4641	1 MS/s	1 MS/s	1 MS/s	
	MC.4642	1 MS/s	1 MS/s	1 MS/s	1 MS/s
	MC.4650	3 MS/s	3 MS/s		
	MC.4651	3 MS/s	3 MS/s	3 MS/s	
	MC.4652	3 MS/s	3 MS/s	3 MS/s	3 MS/s

<b>Memory</b>	Order no.	Option
	MC.4xxx-16M	Memory upgrade to 16 MSample (32 MB) of total memory
	MC.4xxx-32M	Memory upgrade to 32 MSample (64 MB) of total memory
	MC.4xxx-64M	Memory upgrade to 64 MSample (128 MB) of total memory
	MC.4xxx-128M	Memory upgrade to 128 MSample (256 MB) of total memory
	MC.4xxx-256M	Memory upgrade to 256 MSample (512 MB) of total memory
	MC.4xxx-up	Additional fee for later memory upgrade

<b>Options</b>	Order no.	Option
	MC.4xxx-mr	Option Multiple Recording
	MC.4xxx-gs	Option Gated Sampling
	MC.4xxx-cs	Option Cascading: Synchronization of up to 4 cards (one option needed per system)
	MC.4xxx-vhdc	Option 68 pole VHDCI connector instead of MMCX/SMB connectors. 1 connector per module.
	MC.4xxx-smhd (1)	Option Star-Hub: Synchronization of up to 16 cards (one option needed per system)
	MC.4xxx-time (1)	Option Timestamp: Recording of trigger timestamps in an extra memory
	MC.4xxx-xmf (1)	Option Extra I/O with external connector, 24 digital I/O + 4 analog outputs. Including one cable Cab-d40-idx-100.

<b>Cables</b>	Order no.	Option
	Cab-1m-9m-80	Adapter cable MMCX male to BNC male, 80 cm (for analog inputs)
	Cab-1m-9f-80	Adapter cable MMCX male to BNC female, 80 cm (for analog inputs)
	Cab-1m-9m-200	Adapter cable MMCX male to BNC male, 200 cm (for analog inputs)
	Cab-1m-9f-200	Adapter cable MMCX male to BNC female, 200 cm (for analog inputs)
	Cab-1m-9f-5	Adapter cable MMCX male to BNC female, 5 cm (short cable especially for oscilloscope probes)
	Cab-3f-9m-80	Adapter cable SMB female to BNC male, 80 cm (for clock and trigger I/O)
	Cab-3f-9f-80	Adapter cable SMB female to BNC female, 80 cm (for clock and trigger I/O)
	Cab-3f-3f-80	Adapter cable SMB female to SMB female, 80 cm (for clock and trigger I/O)
	Cab-3f-9m-200	Adapter cable SMB female to BNC male, 200 cm (for clock and trigger I/O)
	Cab-3f-9f-200	Adapter cable SMB female to BNC female, 200 cm (for clock and trigger I/O)
	Cab-3f-3f-200	Adapter cable SMB female to SMB female, 200 cm (for clock and trigger I/O)

<b>Drivers</b>	Order no.	Option
	MATLAB	MATLAB driver for all MI/MX/MC cards
	MC.46xx-lv	LabVIEW driver for all MC.46xx cards
	MC.46xx-dl	DASyLab driver for all MC.46xx cards
	MC.46xx-vee	Agilent VEE driver for all MC.46xx cards

(1) : Just one of the options can be installed on a card at a time.

**technical changes and printing errors possible**